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1. INTRODUCTION 
When two processors communicate, they may do so using a shared memory, i.e., one pro-
cessor writes the message in it and the other processor reads the message from it. Less obvi-
ous is the case when the processors communicate by message passing. In [ 4] it is pointed 
out that the message is put in a buffer at the receiver's end, and a flag is set. The receiver 
periodically tests the flag, and fetches the contents of the buffer when the flag indicates that 
the buffer contains a message. Logically, the flag register is a shared register between the 
sender who can write it, and the receiver who can read it. Thus, concurrent reading and 
writing of a shared register is more basic than mutual exclusion, semaphores and the like, 
which require interprocess communication. Solutions to the problem of concurrent reading 
and writing which rely on mutual exclusion or any other method which serializes the con-
current actions by executing them in sequence (and therefore having one action wait for 
another) only shift the problem to another level. Another issue in favor of truly concurrent 
reading and writing is variation in speed of different technologies. E.g., when a Cray XMP 
communicates with an IBM PCjr, the Cray is several orders of magnitude faster, and solu-
tions requiring exclusive access to the shared register would slow the faster machine down 
to the speed of the slower one. We analyse the problem of how to implement a shared regis-
ter which can be written and read by all participating processors in a truly concurrent 
fashion. I.e., without any restrictions to prevent simultaneous access and making no 
assumptions about the relative durations of the read's and write's, or about the actual tim-
ing of the lower level constituent actions. The implementations preserve the property that 
the read's and write's seem to take place in an indivisible instant of time each, and in a par-
ticular order. Each action can be thought to take place in an atomic grain of time, and this 
time atom is situated somewhere in the action's finite time span as used by the executing 
processor in reality. This latter condition ensures that an external observer of the processors 
cannot find contradictions; the actions may have taken place in this order according to the 
observed results, i.e. external consistency. Moreover, the sequence of values written and read 
by the successive atomic actions in the particular order have the register property: an atomic 
read following an atomic write, without other atomic write's in between, returns the value 
that atomic write wrote, i.e. internal consistency. A sequence of such seemingly atomic read's 
and write's, which are both externally consistent and internally consistent is called an atomic 
nm. A shared register, such that all system executions of read's and write's by the partici-
pating processors are atomic runs, is called an atomic register. 1 We construct multivalued 
atomic registers which can be read and written asynchronously by many processors. The 
solutions do not require one process to wait for another. This rules out any solution using 
mutual exclusion, synchronization, execution rounds, and so on. The roots of the problem 
under consideration are hardware design issues of concurrent accesses to registers by asyn-
chronous components, and asynchronous interprocess communication. 
Results. The result of the paper is two-fold. First, we describe two ways to construct 
multivalued atomic n-writer n-reader registers. The first solution uses multivalued atomic 
1-writer 1-reader registers and unbounded tags. The other solution uses multivalued 
atomic 1-writer n-reader registers and bounded tags. The second part of the paper 
develops a general methodology to prove atomicity, by identifying a set of criteria which 
guaranty an effective construction for the required 'atomic mapping,' cf. below. We apply 
the method to prove atomicity of the two implementations for atomic multiwriter mul-
tireader registers. 
Tag"Size. We call the number of bits needed to represent the values, which have to be 
written into a register, the range of that register. The first construction below solves the 
problem how to implement an atomic n-reader n-writer register R using a matrix of n2 
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atomic 1-reader 1-writer registers Ri,j. (Such registers exist in the sense that Lamport [ 4] 
has exhibited an implementation from existing hardware components.) In this solution, the 
range V' of the constituent registers Ri,j is bounded by V':::::;;; V + logT, where T equals the 
maximum number of actions issued to R, and V is the range of the register R being con-
structed. The second solution below solves the same problem, starting from atomic 1-writer 
n-reader registers, where the range of values written into the constituent reqisters is bounded 
by V':::::;;; V + 4n 2 log n. At the cost of some complication this bound may be improved to 
V'.:::; V +4n logn. 
The number T of tag bits used by a solution is V'- V. A solution uses bounded tags (i.e., 
V' - V < oo) if the range of constituent registers is bounded as a function of the range of the 
constructed register and the number of processors, otherwise it is said to use unbounded tags. 
In the unbounded tag solution above, the largest tag which ever needs to be used is 
bounded by the total number of read and write actions of the constituent processors in the 
lifetime of the system. Since it is not likely that the number of such actions will exceed, say 
2100 , the cross-over point where the unbounded tags solution becomes superior to the 
bounded tags solution is for a number of participating processors between 10 and 20. (Note, 
that atomic 1-writer n-reader registers using bounded tags, have not yet been constructed.) 
Related Work. Motivation and explanation of the defined concepts and their relevance 
to current computing issues can be found in [ 4, 6]. In the former paper, Lamport gives an 
implementation of a multivalued atomic 1-writer, 1-reader register. In [7] an atomic 1-
writer n-reader m-valued register is constructed using n + 2 safe n-reader m-valued registers 
(i.e., registers that return the correct value if no Write overlaps the Read, and some value 
from the correct domain otherwise), 2n .atomic, boolean, 1-reader registers, and two atomic, 
boolean, n-reader registers. (It is not known how to construct the last type.) Misra [6] has 
investigated axioms for the design of multiwriter registers. Bloom [ 1] has constructed an 
atomic 2-writer, n-reader register from atomic 1-writer n-reader registers. Related research 
includes [3]. Our idea of using ticket algorithms was inspired by the example of [2], but is 
otherwise unrelated. We use the 'global time' model of [ 4, 5 ]. 
2. FORMALISM AND PROBLEM STATEMENT 
An action or operation execution is a Read or a Write. 
Let S be a finite set of actions 
or an infinite set of actions 
S = (a1,a2, · · ·} 
and let R be the set of nonnegative real numbers. 
s :S-?R maps each action a ES to a start time s(a). 
f:S-?R maps each action a ES to a.finish timef(a),f(a)>s(a). 
fand s are such that u(v)=Fx(JI) for u,xE(s,f}, Vi)' ES and v=Fy or u=Fx. (Each time instant 
harbors on{y one start or finish.) 
I (s(a):s(a)<c,a ES,c ER} I < oo. (At any time, on{y a.finite number ef actions has started.) 
'IT :S-?S is a reading mapping which maps an action a to an action 'IT(a). Many actions can 
be mapped to a single action. 
A run is a fourtuple p=(S,s,j,'IT). 
A reg~er mapping REG:((S,s,f)}-?('IT} associates a reading mapping 'IT with each triple 
(S,s,f). (Each register implementation induces a register mapping.) 
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The set of all runs associated with a register REG is: 
{p:p=(S,s,f,REG(S,s,f))} 
A shrinking mapping o:R__,,R is a 1:1 mapping which associates n~w start and finish times 
with each action a ES such that 
s (a )~o(s(a ))~o(f (a ))~f (a) 
(Intuition: external consistency is maintained under this condition.) 
A shrinking mapping is serial if for all a,b ES, a=:/=b, it holds that 
o(s (b )),o(f ( b )) Ef [ o(s (a )),o(f (a))] 
A serial shrinking mapping o is consistent with a run p if 'IT'S reading and writing order is 
consistent with the obvious reading and writing order induced by o. 
A run p is atomic if there exists a serial shrinking mapping which is consistent with it. (Intui-
tion: atomicity implies internal consistency.) 
A register is atomic if each of its runs is atomic. 
For an atomic register it seems that all actions take place at nonoverlapping intervals as 
defined by the shrinking mapping consistent with a run. For convenience, we may think 
these intervals shrunk to single points, so that we can conceive of the actions as being exe-
cuted in an indivisible grain of time. 
Problem. Given simple atomic registers, implement more general ones. In particular, (a) 
given atomic n-reader 1-writer registers implement atomic n-reader n-writer registers, or 
better, (b) given atomic 1-reader 1-writer registers (Lamport registers) implement atomic 
n-reader n-writer registers. (All registers multivalued.) 
To implement an atomic n-reader n-writer register R from other atomic registers means the 
following. There is a set of processors 1, . . . , n and a set of registers R 1 , • • • , Rm. Every 
one of the processors i issues Read and Write actions to a conceptual common register R. 
Every such high-level action will be implemented by many low level reads and writes to 
the constituent registers R 1 , • . • , Rm of R. Each processor executes a Protocol which 
specifies this implementation. The input to the Protocol consists of start points of Read 
actions issued by the readers, start points of Write actions issued by the writer and the 
values written in Write actions. The output of the Protocol consists of endpoints of Read 
actions issued by the readers, endpoints of Write actions issued by the writers and the 
values returned in Read actions. The Protocol together with registers R 1 , • . . , Rm imple-
ments an atomic register R if the register mapping induced by R is atomic. 
3. FIRST SOLUTION 
Consider the following architecture, cons1stmg of n processors 1, . . . , n, and n 2 atomic 
registers, Ri,j, each having one read-terminal and one write-terminal. Each i is connected to 
the write-terminal of each Ri,j and to the read-terminal of each Rj,i (1 ~i,j ~n). The n2 
registers form a matrix R with register R;,j the element in the ith row and the jth column. 
A processor i can write all registers in row i and read all registers in column i. Each regis-
ter Ri,J can hold any tag in N X { 1, . . . , n}, N the set of natural numbers. 
I. read 
I I I 
I - - - - I - - - - - - - - - - I 2 . wr i t e 
I I I 
I I I 
I I I 
,. .... ~,. ...... -- -- -
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Informally, the Read and Write protocols are as follows (suppose i does the Read or 
Write): 
1. For all j in {1, ... ,n }, read the contents of register RJ,i> in one read each. Determine 
the lexicographically highest tag Ctmax,m) held by any register Rj,i> and set own tag 
equal Ctmax + 1,i) for a Write and to Ctma10m) for a Read. 
2. For all j in { 1, ... ,n }, write a new contents consisting of a new tag and value to register 
Ri,J• in one write each. For a Write the new value is the value v which has to be written, 
for a Read the new value is the value vm held by a register RJ,i• which held the lexico-
graphical maximal tag Ctmax,m). 
The atomic subactions of a Read or Write by processor i consist of first reading all 
atomic registers in its associated column, and then writing all atomic registers in its row. 
The order within the reading phase and within the writing phase is arbitrary, symbolized 
by the "for all j in SET' construct. 
4. SECOND SOLUTION (STRULDBRUGG PROTOCOL 2) 
The architecture consists of n atomic 1-writer n-reader registers, R 1, ••• ,Rn. There are n 
processors 1, ... , n, each i is connected to the write-terminal of Ri and to a read-terminal 
of each Ri (1 ~j ~n). The n registers form an array A with register Ri the ith element. A 
processor i can write register Ri and read all registers in A. 
4 .1. Outline ef the Protocol 
On the first approach, the protocol is similar to the unbounded tags case. Namely, the 
writer draws a new "ticket" every time it writes, and the reader returns the value of the 
most recent "ticket". Every writer draws from a separate pool of tickets. Thus, each pro-
cessor (c.q. register) has its own tickets. The main idea is to maintain a bounded number of 
tickets, and keeping track of the ordering in which they were issued. However, to facilitate 
the presentation, we assume that every time that a certain ticket is redrawn, a special 
unbounded draw number is attached to that ticket, which is incremented by 1 with every 
draw. Later, we show how to get rid of those draw numbers, showing that at any given 
time, all existing tickets with the same name have necessarily the same draw number. 
It still remains to keep track of tickets with different names. For that purpose, the tag 
called view in Ri is an array which contains in the ith position the name of the current 
ticket of Ri, and in position j contains the ticket which was register R/s current ticket at the 
time it was last polled by i. Before i issues a new ticket in a Write, it looks at the views 
kept at each register, and then selects as the new ticket for the ith entry of its own new view 
a ticket which does not appear as the ith entry in any of the polled views. There is one-to-
one correspondence between the value written by the write of i, the ticket (including draw 
number), and the view in Ri whose ith entry is that ticket. The jth entry (j=/=z) of the new 
view consists of the jth entry of the current view polled in register Rj. 
Readers read all views from all registers and determine the processor which wrote 'latest,' 
by comparing the views. Namely, if the ith entry of the ith view occurs as the ith entry of 
the jth view, then the jth view is deo volente written later than the ith view. 
The method as described does not suffice, because it cannot keep track of views which 
are i11< "transit", i.e. views that have been read, but the action who read them has not ter-
minated yet. For instance, when there is a very long read, which overlaps many actions of 
some processor, say 100 write actions, it is impossible to predict which one of those 100 
views will be actually read by the reader. However, the writer should avoid picking a ticket 
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that appears in a view which is read, since the new ticket will be confused with its old ver-
sion. This complication seems to force us to use unbounded histories as tags in the registers. 
The following mechanism, referred to as Send-Receive mechanism, solves this problem. 
Effectively, in the situation where a long action overlaps many short actions of another pro-
cessor, it makes it appear that the long action polled the result of the first short action 
among overlapped ones, or the one preceding it. 
4.2. PrelimiMries 
Every variable mentioned in the algorithms is said to be owned by a processor. A variable, 
owned by processor i, is represented by a certain field in its register Ri. By construction of 
the array A, only the processor i can write this variable. Whenever the processor writes a 
variable it owns, it does so to the associated field in its register. Every processor can read 
the value of this variable from that register. 
The algorithm revolves around the sending of messages between senders and receivers 
and the views held by the readers and writers. 
43. The Send-Receive Procedure 
The procedure involves two parties, the sender S and the receiver R. The procedure involves 
the following parameters: Message, Input, Output, Received, Bits. The Message and Input 
are fields owned by the sender, and the Bits and Received are fields owned by the receiver. 
Message and Received are arrays. Message[R) indicates entry R in the array. In fact, only 
entries Message[R) and Received[S) are modified by the procedure between Sand R. 
Informally, the sender sends a new message to the receiver if the previously sent message 
has been received or if the receiver is "idle". To indicate whether the receiver is idle or 
not, the receiver writes this information onto Bits. The Bits consist of a Flag and an Alter-
natingbit. The contents of Flag is 0 if receiver is idle and 1 otherwise. The contents of 
Alternatingbit (0 or 1) is complemented with each action of the receiver. 
Upon invocation of the Send procedure, the sender reads Bits, Received[S] from the 
receiver. If Flag=O or Received[S)=Message[R] or Alternatingbit has changed, then the 
sender writes the value of Input into Message[R ]. 
Upon invocation of the Receive procedure, the receiver reads Message[R) and Input 
from the sender. If Received[S] already equals Message[R], then the value of the Input is 
assigned to Output Otherwise, the value of Message[R] is assigned to Output and also writ-
ten into Received[S]. 
4.4. The Read and Write Protocols 
Upon the invocation of a Write, the writer writes 1 in its Flag field, to indicate action in 
progress. It complements the value of its Alternatingbit field. Then the writer calls the Send 
procedure, for every other register Rj as receiver, with parameter Input=View, and 
Bits= Flag, Alternatingbit. The writer continues by calling the Receive procedure, for every 
other register Rj as sender, with parameters Input= View and Output=seen[j). The writer 
then discredits all its own tickets occurring in any field of any register, i.e., Message, View 
and Received. The new ticket drawn by the writer is an arbitrary own ticket which is not 
discredited. For convenience, we imagine the value which is the input to the Write 
attached to this new ticket. Then a new view is composed, the jth entry consisting of the 
jth entry of the view, i.e. seen[j), which is the output of the Received procedure for Rj as 
sender:}=l=i. The newly drawn own ticket is the ith entry of the new view. Then the new 
view is written to the own field View. Finally, the writer writes 0 to its Flag field, to indi-
cate the end of Write. 
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Upon invocation of the Read, the reader writes 1 in its Flag field, to indicate action in 
progress, and complements the Alternatingbit field. Then it calls the Receive procedure, 
with parameters Input= View and Output=seen[j], for every other register Rj as sender. 
Seen[ i] is the view in its own View field. >From the received views, seen[ 1] , . . . , 
seen[ n ], the reader selects the most recent one, i.e., the unique view seen[ m] of which entry 
m does not occur as entry m of any seen[j] (j=/=m), m maximal. It then returns the value 
associated with the mth entry of seen[ m ], and writes 0 to its Flag field, to indicate the end 
of Read. 
Convention. Variables without capitals are local variables of the executing processor. Vari-
ables with capitals are fields in registers, which are read and written by the executing pro-
cessor in its own register, and are 'Read-from-X' by the executing processor from another 
register X. All 'Read-from-X' operation executions in a Read or Write are performed in one 
lower level read of register X. Each operation execution of a Read or Write starts with one 
lower level write to the own register to set Bits, continues with one lower level read of each 
other register to obtain data (the processor either does a lower level read to its own register 
or just remembers what it wrote last), and ends with one lower level write to the own regis-
ter to set Flag to 0 and write the appropriate fields. Note that all the registers involved, i.e., 
the elements of A, are atomic. 
4.5. The Protocol 
Procedures 
Procedure New (Bits) 
begin Procedure 
flag:= l; 
alternatingbit := complement (alternatingbit); 
Bits := flag, alternatingbit 
end Procedure 
Procedure SEND(Input, Bits, R, S) 
I* S sends new message to R if the previous message sent was received or if R is idle *I 
begin Procedure 
flag, alternatingbit := Read-from-R (Bits); 
received := Read-from-R (Received[S]); 
if received= Message[R] or flag= 0 or alternatingbit changed 
then Write (Message[Rl :=Input) 
end Procedure 
Procedure RECEIVE(Input, Output, S, R) 
I* R receives message from S *I 
begin Procedure 
message:= Read-from-S (Message[R]); 
input := Read-from-S (Input); 
if Received[S] = message 
then Output : = input 
else 
begin 
Output := message; 
Write ( Received[S] :=message) 
end 
end Procedure 
The Read and Write Protocols 
Protoool for Write by i 
begin 
Write (Bits := New (Bits)); 
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for all j unequal i 
begin 
SEND (Input= View, Bits, j, i); 
RECEIVE(Input=View, Output=seen[j], j,i); 
discredited[j] := Read-from-j (Own tickets in Message, View, Received) 
end 
discredited[i] :=Own tickets in Message, View, Received; 
ticket :=arbitrary own ticket not occurring in discredited[j] for j=l, ... ,n; 
Write (View := ticket + for all j unequal i, entry j of seen[j]); 
Write (Flag:= 0) 
end 
Protocol for Read by i 
begin 
Write (Bits := New (Bits)); 
for all j unequal i 
begin 
RECEIVE(Input=View, Output=seen[j], j,i) 
end 
Read ( seen[i] := View ); 
determine maximal lexicographic sink in the Seen graph S determined by seen[j], j=l, ... ,n, (see 
below); 
output the value associated with this ticket; 
Write (Flag := 0) 
end 
Seen Graph. The Seen graph G,=(W,,E,), associated with a Read r, has as vertices the 
jth entry of seen[j], that is, the 'own' ticket tj in register R/s view as obtained by r, for 
j = 1, ... , n. There is a directed edge ti~tj between ti and tj if ti is the ith entry of seen[j]. 
5. METHOD AND PROOFS 
The atomic constituent registers of an implementation support the constituent lower level 
actions of a higher level action of the register constructed by way of solution. The lower 
level actions start when a processor starts executing them, and end when the processor 
finishes executing them. Because of atomicity, there exists a point in this interval at which 
the action seems to take place. We use those mathematical fictions - i.e., the instants of time 
at which the action mtry be thought to take place instantaneously - in our formal reasoning. In 
particular, s(a) is an instant of time during which the first lower level atomic action of a 
can be thought to take place, and f (a) is an instant of time during which the last such 
subaction can be thought to happen. 
Auxiliary Constructs. Below we need additionally the following polling mapping. 
µ: ( S - W)~ wn, W <;;;; S, is a partial polling mapping which maps an action a to n actions 
such that ai is an action of processor i. Here W <;;;;Sis the set of Writes and S - W is the set 
of Reads. The projection f.Li( a) = ai. 
Let G=(W,E) be an action digraph, Was above, and a directed edge (a~b)EE (a=j=b) if 
1) there exists a r ES - W, such that a= f.Li(r ), for some i, and b = 77(r ), or 
2) both band a are Writes by the same processor, with b the next Write after a. 
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5.1. Sufficient Conditions far A tomiciry 
It will be shown that (Pl) - (P4) imply atomicity. 
(Pl) a) For all Reads r, w =7T(r) is an entry of µ(r). (I.e., one Write is polled from each 
processor, and the Write 7r(r), which is selected by Read r, is one of them.) 
b) The action digraph is acyclic, i.e. has no directed cycle. (I.e., there is no chain of 
selected actions which forms a cycle.) 
(P2) If w =7T(r) then f(w) < f (r). (I.e., a Read does not return the value of a Write 
which finishes later than itsel£) 
(P3) If f(w)<s(r), w a Write of i, then either w =µi(r) or there is a Write w', 
f(w)<s(w')<f (r) and w'=µi(r). (I.e., if there is a Write w of i which properly precedes 
a Read r, then either w is polled by r or a later action w' (of z), which starts before r 
finishes, is polled by r.) 
(P4) For all Reads r, no Write w satisfies f (7r(r))<s(w)<f(w)<s(r). (I.e., there is no 
Write properly in between a Read and the Write it selects.) 
Lemma 1. lf a run p = ( S,s ,f, 7T ), with polling mapping µ and W ~ S the set of Writes, satisfies 
(PI )-(P4) then p is atomic. 
Proof. We construct explicitly a serial shrinking mapping o* consistent with run p. Call 
a Write w E W live if its value is returned by a Read r, that is, w =7T(r) for some r ES- W, 
otherwise dead. 
(1) Let o be a shrinking mappmg such that, for each Write w E W, 
o(s(w))=o(f(w))= f(w), and for each Read r ES-W, 
o(s(r))=o(f(r))=max{s(r),f(7r(r))}. The images of s(r) and f(r) are contained in 
[ s (r ),f (r)] by (P2). That is, o contracts an interval to a point inside the interval. 
(2) For any live Write w E W, we define an irifl,uence interval of that Write (w.r.t. o) as the 
maximum interval of time [o(w), o(r)], such that w =7r(r). Below ' · · · ' means a finite 
nonzero time interval, and its absence a zero time interval. Thus, 'o(7r(r))o(r)' means that 
the interval between 'o(7r(r))' and 'o(r)' has measure 0. Assume below that wi=7T(ri), and 
that [o(wi),o(ri)] are influence intervals, i = 1,2. 
Remark. We assume some €-interval of measure 0 around each start and finish of a Read 
or Write. This makes physical sense [ 4 ]. If mapping o creates a cluster of Reads and 
Writes we sort the cluster to put all Reads immediately after the Writes to which they 
belong, as far as possible. E.g., 'o(w 2 )o(r 1)o(r2 )' is resolved as 'o(w 2 )o(r2 )o(r 1).' 




Proof. Suppose the contrary. By (P2) and the Remark above, the only other possibilities 
for overlap of the influence intervals are (modulo interchange of elements in a cluster): 
· · · 11(w 1) · · · 11(w2) · · · 11(r1) · · · 11(r2) · · · 
· · · 11(w 1) · · · 11(w2) · · · 11(r2) · · · a(ri) · · · 
· · · 11(w 1 )11(w2) · · · 11Cr2)11(r1) · · · 
We show that the first situation is impossible. The impossibility of the others follows by 
the essentially the same argument. 
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By the construction of CJ in (1), f(wi),f(w2)<s(ri),s(r2). Otherwise, 'CJ(r1)' and 'CJ(r2)' 
could be shifted further left. Let w1 =µ;(r 1) and w 2 =µj(r 2). By (P3), µi(r 2)= w 1 which 
implies W1~W2 in E, or µi(r2)= wi with f(w1)<s(wi)<f(r2), which implies 
w1 ~ · · · ~wi and wi~w2 . Again by (P3), µj(ri)= w 2, which implies w 2~w1' or 
µj(r1)= Wj with f(w2)<s(wj)<f(r1), which implies w2~ · · · ~wj and Wj~w 1 . All 
combinations contradict (Pl ): the acyclicity of the action digraph. End proof of Claim 1. 
Claim 2. We can construct a=CJ1 ·CJ, so that the images of the elements of Sunder a form 
a set of nonoverlapping influence intervals. 
Proef. By Claim 1, CJ maps the elements of S such that the only possibilities for overlap-
ping influence intervals under CJ which are left are (i) - (iii): 
(i) 
Then 'CJ(w 1)CJ(w2)CJ(r2)' is mapped to a single 0-length £-interval, and we can change the 
mapping so that the image in that £-interval is 'CJ(w 2)CJ(r2)CJ(wi)'. Similar for the situation 
(ii) 
The last remaining possibility for overlapping influence intervals is: 
(iii) 
In this case, f(wi)<f(w2) < s(r1), and s(r2)<s(r 1). Let w 1 be a Write of i and w2 be 
a Write of J. By (P3), either w2=µj(r1), and w2~w 1 is a directed edge in the action 
digraph G, or there is a wj=µj(r1) with f(w 2)<s(wj)<f(r1) and both w2~ · · · ~Wj 
and wj~w 1 are directed edges in G. 
Assume f(wi)<s(r2). Then, by (P3), either w1 =µi(r 2) which implies a directed edge 
w1~w2 in G, or wi=µi(r2) for s(wi)>f(w 1), which implies both w 1 ~ · · · ~wi and 
wi~w2 in G. 
All combinations violate the acyclicity of G claimed by (Pl). Hence, s(r2)<f(w1). 
Since w1 ='IT(ri), andf(w2)<s(r1), by (P4) we have s(w2)<f(w1). (w2 cannot be prop-
erly in between '1T(r1) and r1 .) 










We can now shift the pair 'CJ(w _ 2)CJ(r _ 2)' to immediately before 'CJ(w _ 1 )'. In this way, we 
obtain a mapping as follows: 
This roouces the amount of nesting of the influence intervals. We iterate this procedure 
until all proper nesting has disappeared, and compose the resulting mapping CJ1 with the 
previous mapping CJ to a=CJ1 ·CJ. End proof of Claim 2. 
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Trivially, we can map all Reads r', with '1T(r')='1T(r), such that s(r')<s(r) in between the 
images a(?T(r)) and a(r). 
(3) A dead Write w is one such that for no Read r ES- W holds w =?T(r). By (P4), for 
no dead Write w is there a Read r such thatf(?T(r))<s(w)<f(w)<s(r), s(r) maximal. 
So, after having constructed o as in (1 ), composed it with a mapping o' to a as in (2), we 
can finally, by yet another mapping o", shift the image of such dead Writes w to just before 
a(?T(r)) or just after a(r). The resulting mapping o* =o"·o'·o is a serial shrinking mapping 
of S and is consistent with p, i.e., run p is atomic. • 
5.2. Proef First Solution 
We now prove that register R is atomic. That is, for each run p of Reads and Writes there 
exists a mapping o* as above. 
Define the reading mapping 'IT induced by register R such that a Read r is mapped to the 
Write w whose value it returns. Let p be a run (S,sJ, 'IT) of register R. Define the run 
p'=(S,s,f,'IT) with f=o:f, where o 1s a shrinking mapping defined as 
o(f(w))=min({f(r): w =?T(r)} U {f(w)}) for the finish of a Write w E W, and the identity 
in all other cases. We define µ such that /Li(r) is the last Write of i of which the tag and 
value are seen by Read r, directly or indirectly. We us!'! an intermediate mapping y. Let Yi 
map every Read r, say by j, into action ai which wrote in Ri,j the value which r read from 
Ri,j· Let wi be the last Write by i which wrote Ri,j before it was read by r. Note, that wi 
not necessarily equals ai. The polling mapping µ is defined by /Li(r) = 'IT(Yk(r)) or 
/Li(r) = Wj, whichever is the latest Write by i among Wj,'1T(y1 (r)), ... , '1T(Yn(r)). (Here, let 'IT 
map every Write to itself.) 
Lemma 2. The run p'=(S,s,f,'IT), with W the set ef Writes andµ the polling mapping, satisfies 
(Pl)-(P4). 
Proof. (Pl). a) By construction ?T(r) is an entry of µ(r), for all Reads r ES-W. 
b) The action digraph G is a subgraph of the digraph with N X { 1, . . . , n} as the set of 
vertices (N is the set of natural numbers) and a directed edge i~j from vertex i to vertex j 
if i is lexicographically less than j. Consequently, G is acyclic for p and p'. 
(P2). If w=?T(r) then by construction of owe have o(f(w))<o(f(r)). (Actually :s:;;;, but 
allow a small t:-shift, see Remark in proof Lemma 1.) 
(P3) In the definition ofµ it holds that s(µi(r))<f(r). In particular (P3) is satisfied. 
(P4). Holds for p by construction of R and definition of 'IT. I.e., for all Reads r ES, no 
Write w E W satisfies j(?T(r))<s(w)<f (w)<s(r). Let w be a Write by i. Since 
o(f (a)) q (a) for all a ES, and because of the definition of µ, the only cases in which (P4) 
can fail to hold for p', is that (a) f (w)>s(r), o(f(w))<s(r), and o(f('1r(r)))<s(w), or (b) 
j(?T(r))>s(w), o(f (?T(r)))<s(w) and o(f(w))<s(r). We analyse case (a). Case (b) is 
analogous. By definition of o, there is a Read r' such that w =?T(r'), and 
f(r')=o(f (w))<s(r). Since s(w)>o(f (?T(r))), by construction of R, Write w draws a 
higher ticket than Write 'IT(r). By definition ofµ, w=µi(r) or there is a later Write w' of i 
such that w' = /Li(r ), with a higher ticket than w. But by R's Read Protocol, the tag of '1T(r) 
is lexicographically at least as high as the tag of µi(r ), which is a contradiction. • 
Theorem 3. R is an atomic n-reader n-writer register implemented using n 2 atomic I -reader I -
writer registers and unbounded tags. 
Proof. Let p= (S,sJ, 'IT) be a run associated with R. Then o*·o, with o the shrinking 
mapping used to obtain p' in Lemma 2, and o* the shrinking mapping constructed in the ,, 
proof of Lemma 1, is a serial shrinking mapping which is consistent with p, by Lemma's 1 
and 2. • 
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5.3. Proof Second Solution 
Lemma 4. (Correctness Send-Receive) Neither sender Sin executing an action as nor receiver R 
in executing an action aR can observe ticket x of S with draw number p in Message[Rj and with draw 
number q in Receive[SJ, p unequal q. 
Proof. Suppose S puts x in Message[R] for the first time (draw number 1) in as. By the 
Protocol, x cannot occur in Received[S] until after f (as). x stays in Message[R] until it is 
received by R in an action aR, and occurs in Received[S] atf(aR)· By the Protocol, x stays 
in Received[S], and in Message[R], until the end of an action as' which polls Received[S] 
containing x. Subsequent to f (as'), every next action of S will poll the same view in 
Received[S], until it is replaced in an action aR' by another view in Message[R] of S. By 
the Protocol, x is on the list of discredited tickets of S, until S polls this new view in 
Received[R]. I.e., at least during the interval [f (as)J(aR')]. Hence, by the Write Protocol, 
x cannot occur in the new view in Message[R]. Subsequent to f (aR'), the initial situation 
that x occurs neither in Message[R] nor Receive[S] is restored. Consequently, the Lemma 
follows by induction. • 
We now argue the uniqueness of tickets for the Read and Write Procedures. 
Lemma 5. (Unique tickets.) Tickets of i with dijferent draw numbers do not tum up in the same 
Read or Write. 
Proof. Suppose the contrary, and let the tickets have name x and draw numbers p and 
q,p>q. 
Assume the tickets tum up in a Write w. Then either a) or b) holds. 
a) If w is a Write by i then x is simply not redrawn. The view written by w will not con-
tain own ticket x (as ith entry) at all. 
b) If w is a Write by j (j=/=z) then at most one x was in seen[i], the other one must be in 
seen[k], k=/=i. However, the ith entry of seen[k] is not used at all in the Write protocol as 
executed by j - for convenience we can consider it as not having been polled. 
Either way, only in case b) is it possible that a ticket x of i turns up in the View of a 
Write by j=/=i. The only other way to obtain x of i is to poll it as the own ticket of a view in 
register Ri. Therefore Cases I-III below exhaust all possibilities. We do the analysis for a 
Read receiving the two x's. (The analysis for a Write is the same, but is unnecessary. Viz, 
already by a) and b) polling tickets of i with the same name and different draw numbers 
does not matter for Writes.) 
We first note that if ri adopts a ticket from i drawn by Wi then f (r1) > f (wi)· This is 
immediate from the Protocol. 
Note, that i's tickets can be received from i by a write of k, put in view of k, send to land 
received by l, but are not written by l, for any k and /. Hence, if a read ri adopts tickets 
with the same name but different draw numbers from i, the situation must be either Case I, 
Case II, or Case III below. 
Case I. 
w' w" i wi 









Claim I. >Fromf(w/) up tillf(wk), ticket x,q is known to i, since it is either in i's View 
or in Message[k] of i. 
Proof of Claim I. After being drawn, x,q is written in a field of i's register for the first time 
at f(w/) in field View of i. By assumption x,q is adopted by k, and by definition of the 
Received procedure it was either in Message[k] or View of i, at the time when i was polled 
by k. 
Case I. If it was in Message[k] it will stay there, until i has seen that the view concerned 
is written in field Received[i] of k, that is, until after f (wk)· 
Case 2. Assume x,q was in View of i, when i was polled by wk, and x,q was adopted by 
wk. Then, by definition of Received procedure, Received[i] (in k) equals Message[k] (in z) 
as read by wk. 
Subcase 2.1. Suppose there is no write w/' with f (w/') < f(wk) after w/, then the view 
containing x,q stays in View of i until f (wk)· 
Subcase 2.2. Suppose, there is a next write w/' with f(w/')<f (wk) after w/ then, since 
wk obtained x,q from View (of z) beforef(w/') by assumption, also s(wk) < f(w/'). By the 
Send procedure, the view containing x,q goes into the Message[k] field of i, because of the 
assumption above that w/' polled Received[i]=Message[k]. Since s(wk)<f(w/') this new 
message of i to k stays in the Message[k] field of i until it is adopted in the Received[i] field 
of k, which is after f ( wk ). End proof of Claim 1. 
Claim 2. >From f ( wk) up till f (rj), ticket x,q is in the View field of k, or the Message[j] 
field of k. 
Proof of Claim 2. Instead of proving the Claim for x,q, we can prove it for the (own) ticket 
y drawn by wk> because y and x,q are together in the same view written by wk. The reason-
ing above applies to the presence of that view. The relation between wk and Tj with respect 
toy, is exactly the same as between w/ and wk with respect to x,q. According to Claim 1, it 
follows that the view with tickety stays in View (of k) or Message[j] (of k) from f ( wk) until 
J (rj)· End proof of Claim 2. 
It follows from Claim 1 and Claim 2, that fromf(w/),f(w/) < s(wi), untilf(r1),f(r1) 
> f (wi), i either holds ticket x,q in its own register or polls it from k's register. Namely, if i 
polled k before f (wk), then x,q occurred in the register of i after s(wi) and will stay there 
until f(wi)· If i polled k after f (wk) then it will obtain x,q from the register of k. According 
to the Write Protocol therefore, x is discredited and not drawn in wi. 
Case//. 
w' i wi 







j - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -* 
Since r1 polls x,q from i, by analogous reasoning as above for wk, in Case I, Claim 1, x,q 
must ,be in a field of register of i from f ( w/) up to f (r1 ). Hence ticket x is discredited in wi, 
and cannot be drawn. 
Case III. 
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By the reasoning in Case I, wi could not have drawn ticket x again, so this case is impossi-
ble as well. 
By Cases I - III the lemma is proven. • 
Lemma 6. (Acydicity) The Seen digraph constructed from the Views polled by a Read has no 
directed cycles. 
Proof. By way of contradiction, suppose there is a directed cycle in the Seen graph Gr: 
By construction of the Seen graph we have a directed edge x~y, when Read r polls views 
of i and j, written by wi and wj, respectively, such that the ith entry of seen[i] is the ticket 
with name x and draw number p, the ith entry of seen[j] is ticket x with draw number q, 
and the jth entry of seen[j] is tickety. By Lemma 5, we have p =q. Hence, by construc-
tion of A, f (wi)<f(wj)· Therefore, the contradictory assumption implies f (w)<J (w), for 
w the Write that drew ticket x 1 , which is impossible. Thus, the directed edges in the Seen 
graph constructed by a read cannot form a directed cycle. • 
Corollary. The Read protocol can determine the maximal lexicographical sink of a Seen 
graph. That is, for each Read r there exists a 7T(r), and 7T(r) is unique. 
Define '1T(r) as the Write whose value is returned by Read r. Define µi(r) as the Write by 
i of which the tag and value are actually read by r from register Ri. 
Lemma 7. (Atomicity) A run p=(S,s,j,'1T), with W the set ef Writes,µ the polling mapping and 
'7T the reading mapping induced by register A, sat4fies (PI )-(P4). 
Proof. (Pl). a) By construction of A, for all a ES, '1T(a) is an element of µ(a). 
b) The action digraph G = ( W,E) is constructed as follows. 
1) If Gr=(WnEr) is the Seen graph associated with a Read r ES, then determine 
G/ = ( W/ ,E/) as follows. If x E Wr then Wx E W/, with Wx the Write that drew ticket x 
(with draw number p as polled by r). For all w E W/, w=/='1T(r), there is a directed edge 
w~'7T(r) in E/. 
2) Note, that if Er' contains an edge w~w' then f ( w) <J ( w'). Consider the set of intervals 
I =(W,s,f) and draw the directed edges w~w' of graph E/=(W/,E/) as f(w)~J (w') 
in I, for all Reads r ES. The set of all such edges is E1 <:::IX/. The resulting graph 
(I,E1) does not contain directed cycles. (All edges go from left to right along the real 
line.) 
3) Finally, let the action digraph G = ( W,E), with W the set of Writes, have w~w' a 
directed edge in E if there is a directed edge f ( w )~ f ( w ') in Eh or if both w and w' are 
Writes by i and w' is the next Write after w. 
By construction the action digraph G has no directed cycles. 
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(P2). By construction of A it holds that f ('1T'(r))<f(r) for a Read r. (We allow rear-
rangement of the images of Jin an t:-interval of measure 0. See Remark in proof Lemma 1.) 
Namely, the Write protocol writes all fields of the register in one final atomic action. 
Hence, the result of a Write w (i.e. contents of View, Message, Received and Value fields) 
can only be polled after f(w). 
(P3) By the construction of A and the Protocol, the View field written by a write w of i 
persists all through time interval lf (w),f (w')], where w' is the Write of i which immedi-
ately follows w. A Read r cannot poll a register i outside time interval [s(r),f(r)]. There-
fore, (P3) easily follows. 
(P4). By way of contradiction, suppose for some Read r there is a Write w such that 
f('TT(r))<s(w)<f(w)<s(r). Let w be a Write by j, and let 7r(r)=µi(r)=w'. By (P3),j¥:i. 
By construction of A and the Protocol, the View field of Ri persists through interval 
lf (w'),s(r)]. Hence, by the Send-Receive mechanism, seen[i] as polled by w is the same as 
seen[i] as polled by r. Consequently, the ith entry of seen[i] equals the it:h entry of seenfj], 
as polled by r. Let the name of this ticket be x. The draw number of x is the same for 
seen[i] and seen[j] by Lemma 5. Let the name of the jth entry in seen[j] hey. Then x~y is 
a directed edge in the Seen graph constructed by r, and x is not a sink, which contradicts 
7r(r)=µi(r), by the Read Protocol. ~ 
Theorem 8. A is an atomic n-reader n-writer register implemented using n atomic n-reader I -writer 
registers and bounded tags. 
Proof. Each run p associated with A is an atomic run by Lemma's 1 and 7. By Lemma's 
4,5 and 6 the draw numbers can be dispensed with: tickets need only have names. The 
number of discredited tickets in a Write by i equals the number of i's own tickets in the 
polled n View fields, n (n -1) Received fields, and n (n -1) Message fields. That is, at most 
2n 2 -n. Consequently, each processor needs have only 2n 2 -n+1 own tickets. The total 
tag information one needs to store in each register consists of 1 View field, n - 1 Received 
views, n - 1 Message views, 1 Flag and 1 Alternatingbit. This comes to a total of less than 
4n 2 r1og(2n + l)l tag bits per register .• 
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Footnotes 
1 Suppose we have been able to construct an atomic flip-flop which can be tested (read) by one component (the 
reader) and set (written) by another component (the writer). How do we make an atomic register of n bits which 
can be read by one component and written by another? The writer can never write all flip-flops simultaneously, 
and neither can the reader read all flip-flops simultaneously. It is already a problem how to ensure that the 
reader gets either the new or the old value. Worse, if the register contains only values consisting of n-bit words 
with k bits equal 1, how do we ensure that a read which overlaps a write does not return a word with =/=k bits 
~ual 1. All registers mentioned in this paper are multivalued unless stated otherwise. 
I was asked by a person of quality, whether I had seen any of their Struldbruggs or Immortals .... He told me 
that [they] happened to be born with a red circular spot in the forehead ... an infallible mark that [they] would 
never die. The spot ... changed its color; for at twelve years old it became green, so continued till five and 
twenty, then turned to a deep blue; at five and forty it grew coal black ... but never admitted any further 
alterations. ... They have no remembrance of anything but what they learned and observed in their youth and 
middle age, and even that is very imperfect. And for truth or particulars of any fact, it is safer to depend in 
common traditions than on their best recollections. ... As soon as they have completed the term of eighty years, 
they are looked on as dead by the law; their heirs immediately succeed to their estates, ... and the poor ones are 
maintained at the public charge. After that period they are incapable of any employment or trust or profit, ... 
neither are they allowed to be witnesses in any cause, ... not even for the decision of meres and bounds. ... their 
memory will not serve them to carry them through from a beginning of a sentence to its end .... The language of 
this country always being in flux, the Struldbruggs of one age do not understand those of another, neither are 
they able after twohundred years to hold any conversation (farther than a few general words) with their neigh-
bors the mortals, and thus lie under the disadvantage of living like foreigners in their own country. This was the 
account given me of the Struldbruggs, as near as I can remember. Uonathan Swift," A Voyage to Laputa, Bal-
nibiri, Glubbdubdrib, Luggnagg and Japan."] 
